

Figure 1
(Prior Art)




Figure 2




Figure 3




Figure 4




Figure 5a




Figure 5b




Figure 5c




Figure 6a




Figure 6b




Figure 7




Figure 8

The diagram illustrates a multi-channel receiver system, labeled 56. It features a multi-channel input 68, which branches into multiple channels 70 and 72. Each channel 70 includes a variable gain control 74. The signals from these channels are fed into a multi-channel processor 18. This processor contains a multi-channel A/D converter 12, which consists of multiple A/D converters 16. The outputs of the A/D converters are connected to a multi-channel DSP 64. The DSP is connected to a multi-channel memory 30, which includes a multi-channel sample RAM 36 and a multi-channel data RAM 44. The DSP is also connected to a multi-channel FEC 26. The system is controlled by a multi-channel control 76, which is connected to a multi-channel LO 60. The LO is connected to a multi-channel sample clock 60. The system is also connected to a multi-channel tuning signal 78 and a multi-channel tap select 78.

